Publikációk

Export 9 results:
Rendezés: [ Szerző  (Asc)] Cím Típus Év
Szűrők: Az Utónév Első Betűje = T  [Minden szűrő visszaállítása]
A B C D E F G H I J K L M N O P Q R S [T] U V W X Y Z   [MINDENT mutat]
T
Torrini, P., Heckel, R., Ráth, I., and Bergmann, G., "Stochastic Graph Transformation with Regions", Electronic Communications of the EASST, Proceedings of the Ninth International Workshop on Graph Transformation and Visual Modeling Techniques, vol. 29, 2010.
Torrini, P., Heckel, R., and Ráth, I., "Stochastic Simulation of Graph Transformation Systems", Proc. of FASE2010, Fundamental Approaches to Software Engineering, 2010.
Accepted.
Tóth, T., and Majzik, I., "Lazy Reachability Checking for Timed Automata with Discrete Variables", Model Checking Software, SPIN 2018, vol. 10869: Springer, pp. 235-254, 2018. Abstract
Tóth, T., Vörös, A., and Majzik, I., "A Decomposition Method for the Verification of a Real-Time Safety-Critical Protocol", Software Engineering for Resilient Systems, vol. 9274: Springer International Publishing, pp. 31-45, 09/15, 2015.
Tóth, T., Hajdu, Á., Vörös, A., Micskei, Z., and Majzik, I., "Theta: a Framework for Abstraction Refinement-Based Model Checking", Proceedings of the 17th Conference on Formal Methods in Computer-Aided Design, Vienna, Austria, FMCAD Inc., pp. 176–179, 2017. Abstract
Tóth, T., Majzik, I., and Vörös, A., "K-induction based verification of real-time safety critical systems.", Conference on Dependability and Complex Systems DepCoS-RELCOMEX, Brunów, Poland, Springer International Publishing, 2013.
Tóth, T., and Majzik, I., "Lazy Reachability Checking for Timed Automata using Interpolants", Formal Modelling and Analysis of Timed Systems, vol. 10419: Springer, pp. 264–280, 2017. Abstract
Tóth, T., Vörös, A., and Majzik, I., "Verification of a Real-Time Safety-Critical Protocol Using a Modelling Language with Formal Data and Behaviour Semantics", Computer Safety, Reliability, and Security, vol. 8696: Springer International Publishing, pp. 207-218, 2014.
Tóth, A., Varró, D., and Pataricza, A., "Model-Level Automatic Test Generation for UML Statecharts", Proc. 6th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2003), Poznan, Poland, pp. 293–294, April 14–16, 2003.