Formal modelling and verification



István Majzik Budapest University of Technology and Economics Dept. of Measurement and Information Systems

Example software lifecycle (V-model)



Techniques and measures in standards

- IEC 61508: Functional safety in electrical / electronic / programmable electronic safety-related systems
- Example: Software architecture design

Table A.2 – Software design and development: software architecture design (see 7.4.3)

	Technique/Measure*	Ref	SIL1	SIL2	SIL3	SIL4
1	Fault detection and diagnosis	C.3.1		R	HR	HR
2	Error detecting and correcting codes	C.3.2	R	R	R	HR
3a	Failure assertion programming	C.3.3	R	R	R	HR
Зb	Safety bag techniques	C.3.4	***	R	R	R
Зс	Diverse programming	C.3.5	R	R	R	HR
Зd	Recovery block	C.3.6	R	R	R	R
3e	Backward recovery	C.3.7	R	R	B	R
3f	Forward recovery	C.3.8	R	R	R	R
Зg	Re-try fault recovery mechanisms	C.3.9	R	R	R	HR
Зh	Memorising executed cases	C.3.10		R	R	HR
4	Graceful degradation	C.3.11	R	R	HR	HR
5	Artificial intelligence - fault correction	C.3.12	59 43 4 5	NR	NR	NR
6	Dynamic reconfiguration	C.3.13		NR	NR	NR
7a	Structured methods including for example, JSD, MASCOT, SADT and Yourdon.	C.2.1	HR	HR	HR	HR
7b	Semi-formal methods	Table	R	R	HR	HR
7c	Formal methods including for example, CCS, CSP, HOL, LOTOS, OBJ, temporal logic, VDM and Z	C.2.4	***	R	R	HR
~	Computer-aided specification tools	B24	R		ЦΩ	цр

Appropriate techniques/measures shall be selected according to the safety integrity level. Alternate or equivalent techniques/measures are indicated by a letter following the number. Only one of the alternate or equivalent techniques/measures has to be satisfied.

Goals of formal modeling and verification



Modeling with timed automata



Goals of formal modeling and verification

- Modeling with timed automata
- Mapping to timed automata from higher-level models (e.g., from UML state machines)



Automata and variables

- Goal: Modeling event driven, state based behaviour
- Basic formalism: Finite state machine (FSM)
 - States (with state names)
 - State transitions
- Extension: Using integer variables
 - Range of potential values can be specified
 - Constants can be defined
 - Integer arithmetic can be used
- Extensions on state transitions:
 - Guards: Predicates on the variables
 - It shall be true in order to enable the state transition
 - Actions: Assignments to the variables

Extensions using clock variables

- Goal: Modelling time dependent behaviour
 - Time elapses in the states
 - Behaviour depends on the time spent in the state
 - To be verified: States that can be reached after/until a given time
- Modelling extension: Clock variables
 - Concurrent clocks (timers) having the same rate
 - Relative time measurements (e.g., time-out): Resetting and reading clock variables
- Usage in state transitions:
 - Actions: Resetting clock variables, independently
 - Guards: Referring to clock variables and constants
- Usage in states:
 - State invariants: The validity of the state is specified using predicates on clock variables and constants

Timed automata (in the UPPAAL tool)



Role of state invariants and guards



The value of clock x is in the range [4, 8] when leaving the state open



Extensions for modeling distributed systems

- Goal: Modeling networks of interacting automata
 - Synchronization among automata
 - Synchronized state transitions (rendezvous): synchronous communication
 - Sending and receiving of messages at the same time
 - This primitive can be used also to model asynchronous communication
- Extension: Synchronized actions
 - Channels are defined (synchronous channels)
 - Message sending: ! operator on the channel
 Message receiving: ? operator on the channel
 - E.g., on the channel a the actions are a! and a?
- Parameterization
 - Automata with parameters: Instantiation of templates
 - E.g., Door(bool &id) with id as a parameter
 - Channel arrays (indexed)
 - E.g., a[id] is a channel indexed by the value of variable id



chan a

Example: Using clock variables and synchronization



Further extensions: Specific states

- Committed state: atomic state transitions
 - Typical usage: Before executing the outgoing transition, the interleaved execution of a state transition of another automaton is not allowed: the incoming and the outgoing transitions are executed in an atomic operation
- Urgent state: without delay (if possible)
 - There is no delay in the given state when an outgoing transition is enabled
 - Equivalent model:
 - Definition of a clock variable:
 - Resetting it on all incoming edges:
 - Assigning state invariant to the state:

clock x; x:=0 x<=0



Further extensions: Urgent channel

- Urgent channel: delay is not allowed
 - Synchronization shall be executed immediately, without delay (but interleaving is possible)
 - No time related guard is allowed on the state transition with an action referring to an urgent channel
 - No state invariant is allowed in a state where there is an outgoing transition with an action referring to an urgent channel



Further extensions: Broadcast channel

- **Broadcast** channel: 1->N communication
 - "Sending" is performed without the need for synchronization
 - The receiver should not be ready for the rendezvous
 - All receivers ready for rendezvous are synchronized
 - Receivers need the rendezvous to continue
 - No guard is allowed on the state transition of the receiver referring to a broadcast channel



The UPPAAL tool set

- Development (1999-):
 - Uppsala University, Sweden
 - Aalborg University, Denmark
- Web page (information, downloading, examples): <u>http://www.uppaal.org/</u>
- Related tools:
 - UPPAAL CoVer: Test generation
 - UPPAAL TRON: On-line testing
 - UPPAAL PORT: Designing component based systems

- ...

• Commercial version:

http://www.uppaal.com/





Formalizing requirements with temporal logics



Goals of formal modeling and verification





What are the formalized properties?

An example to illustrate the properties to be formalized:

- The states of an air-conditioner:
 - Switched-off, switched-on, faulty,
 light cooling, strong cooling, heating, ventilating
- **Requirements** for the air-conditioner:
 - After switched-on, it shall start ventilating
 - Strong cooling is allowed only after light cooling
 - Heating shall be followed by ventilating
 - The faulty air-conditioner shall not perform heating

State based properties

- Local: Properties to be evaluated in a given state
 - Evaluation is possible using the current values of the state variables (and clock variables)
 - Example: "In the initial state ventilating shall be provided"
- Reachability: Properties to be evaluated on a sequence of states
 - Evaluation is possible on the state space of the system
 - Example: "Heating shall be followed by ventilating"
 - It can be applied in continuously working systems
 - Typical categories of reachability properties:
 - "Safety" of the system
 - "Liveness" of the system

Safety properties

- Typical use: Specification that each state shall be safe, i.e., "something bad shall never happen"
 - "In each state the pressure shall be lower than the critical value."
 - "In each operating state the door shall be closed."
- Invariant properties are specified:
 - "In each reachable state it shall be true that ..."
- Examples of software-related safety properties:
 - Mutual exclusion: In each reachable state, only one process shall stay in the critical section
 - Security: In each reachable state only authorized information access is possible

Liveness properties

- Typical use: Specification that a desired state is eventually reachable: "something good shall happen"
 - "After switch-on, the press shall eventually produce the plate."
 - "The process shall eventually reach its goal."
- Existence (reachability) of given state(s) is specified:
 - "A state is eventually reached, in which …"
- Examples of software-related liveness properties:
 - After sending a request the reply shall eventually be received
 - The message that is sent shall eventually be delivered
 - The process shall compute the required result

Language to formalize reachability properties

- Reachability: Refers to states that occur each after the other (following each other)
 - The sequence of states in considered as logic time:
 - The present: The current state
 - The next time points: The subsequent states
 - Temporal (ordering in logic time) operators can be defined to express the reachability properties
- Temporal logic:
 - Formal language to express propositions qualified in terms of logic time
 - Typical temporal operators: "always", "eventually", "before", "until", "after", ...

Temporal logics

• Linear time:

The subsequent states form a linear sequence (each state has only one successor) → logic time forms a linear timeline



 Branching time: The subsequent states form a tree structure (each state may have multiple successors)





The computational tree



Quantifying paths and characterizing states

- Operators that quantify the paths starting from a given state:
 - A: for all paths from the given state
 - E: for an existing path from the given state
- Operators that characterize states along a given path:
 - F: for a state along the path ("future")
 - G: for all states along the path ("globally")
 - X: for the next state from the initial state of the path ("next")
 - U: for states until reaching a specified state ("until")
 - E.g., Yellow U Red means states labeled with Yellow until reaching a state labeled with Red





The Computational Tree Logic (CTL)

- Composite operators are formed
 - First quantifying paths using operators A, E; then characterizing states along the path by operators F, G, X, U
 - Composite operators:
 - For all paths: AF, AG, AX, A(. U .),
 - For an existing path: EF, EG, EX, E(. U .)
 - Examples:
 - EF Red: There shall exist a path where a state with Red is reached
 - AG Green: For all paths, all states shall be labeled with Green
 - E(Yellow U Red): There shall exist a path where states are labeled with Yellow until a state with label Red is reached
- Restricted version of CTL is used in UPPAAL
 - AF, AG, EF, EG operators are used

Summary of temporal operators in UPPAAL

Operator	Informal semantics	UPPAAL notation
AG φ	For all paths, for all states φ	Α[] φ
AF φ	For all paths, for a state eventually φ	Α<> φ
EG φ	For an existing path, for all states φ	Ε[] φ
EF φ	For an existing path, for a state eventually φ	E<> φ
AG(φ => AF ψ)	After ϕ always ψ	φ> ψ
	There is no deadlock	AG not deadlock

UPPAAL: ϕ and ψ are Boolean expressions on clocks, variables and state names

Composite operators for all paths



AG ϕ : For all paths, for all states ϕ is true

AF φ: For all paths, for a state eventually φ becomes true

Composite operators for an existing path



Fφ φ

EG φ : There exists a path, where for all states φ is true

EF φ: There exists a path, where for a state eventually φ becomes true

- Is there a relation between AG and EF?
- Is there a relation between AF and EG?

Conditional reachability



- AG(φ => AF ψ) = φ --> ψ
 For all paths, for all states: if φ is true then it implies that on all paths eventually a state occurs in which ψ becomes true
- Reachability with a timing condition: φ --> (ψ and x <= t) where x is a clock variable that is reset when φ becomes true

Examples: formalizing properties using temporal logic

Let us consider an air-conditioner with states labelled by the following propositions: {Switched-off, Switched-on, Faulty, LightCooling, StrongCooling, Heating, Ventilating}

- These atomic propositions can be used in the formalized properties
- The reachability properties refer to the initial state of the system
- The behaviour of the air-conditioner may not be known when the properties are formalized (the behavioural model shall be verified using these properties)

Examples for formalized properties:

- If the air-conditioner is faulty then it shall be eventually repaired:
 AG(Faulty => AF (¬Faulty)) or Faulty --> (¬Faulty)
- If the air-conditioner is faulty then it shall not heat: AG (¬(Faulty ∧ Heating))
- It shall be possible to eventually switch off the air-conditioner: AF (Switched-off)
- The air-conditioner will eventually become faulty (Murphy's law) : AF (Faulty)

Model checking



The UPPAAL model checker

- Properties can be formalized using temporal logic
- Verification of the properties is automated
- Verification is performed by an exhaustive exploration of the state space of the model
 - Breadth-first, or depth-first search can be configured
- Diagnostic trace can be generated
 - Counter-example (for safety properties) or witness (for liveness properties)
 - Shortest, fastest, or some (any) diagnostic trace can be configured
 - The diagnostic trace can be loaded into the simulator to investigate and debug the behaviour

The UPPAAL model checker

💁 F:/FTapps/Uppaal/demo/train-gate.xml - UPPAAL	
<u>File Edit View T</u> ools <u>O</u> ptions <u>H</u> elp	
$\square \blacksquare \blacksquare$	
Editor Simulator Verifier	
Overview	
E<> Gate.Occ	
E<> Train(0).Cross	
E<> Train(1).Cross	
E<> Train(0).Cross and Train(1).Stop	Remove
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)	
Query	
E<> Train(0).Cross	
Comment	
Train O can reach crossing.	
L T.	
Status	
Established direct connection to local server.	
(Academic) UPPAAL version 4.0.7 (rev. 4140), November 2008 server.	
Disconnected.	
(Academic) LIPPAAL version 4.0.7 (rev. 4140). November 2008 server	
E<> Train(0).Cross	
Property is satisfied.	

Counter-example in the simulator



A case study

A solution for the mutual exclusion problem

- 2 processes, 3 shared variables (H. Hyman, 1966)
 - **blocked0**: The first process (P0) wants to enter the critical section
 - **blocked1**: The second process (P1) wants to enter the critical section
 - turn: Which process will enter (P0 in case of 0, P1 in case of 1)



Is this algorithm correct?

Properties to be verified

- Mutual exclusion:
 - Only one process may enter the critical section at the same time
- It is possible to enter the critical section:
 - P0 is able to enter the critical section
 - P1 is able to enter the critical section
- There is no starvation:
 - P0 will eventually enter the critical section on all paths
 - P1 will eventually enter the critical section in all paths
- Freedom from deadlock:
 - The two processes shall not stop executing

How can these properties be verified?

- Testing, but
 - Is it easy to test each (interleaved) execution of the two processes?
 - The properties have to be checked by a test oracle on the test traces
 - Errors can be detected after an executable prototype of the algorithm
- Modeling and simulation, but
 - Is it easy to simulate each (interleaved) execution of the two processes?
 - The violation of properties have to be detected in the simulator
 - Errors can be detected and corrected in the model before implementation
- Modeling and model checking
 - The state space of the algorithm (each interleaved execution) is explored
 - The violation of the formalized properties is checked automatically by the model checker
 - If the properties can be formalized as temporal logic formula then it is a general method for verifying these on the model

The model in UPPAAL (first version)

Declarations:

- bool blocked0; bool blocked1; int[0,1] turn=0;
- system P0, P1;

The PO automata:

Modeling techniques used:

- Global declaration of shared variables
- Limiting the range of variables



The model in UPPAAL (second version)

Declarations:

int[0,1] blocked[2]; int[0,1] turn; P0 = P(0); P1 = P(1); system P0,P1; Modeling techniques used:

- Global declaration of shared variables
- Limiting the range of variables
- The processes are instantiated using the same template
- Instantiation with parameters (here: pid)
- Using arrays for variables (here: blocked)



The P template with pid parameter:

Formalizing properties in UPPAAL

- Mutual exclusion:
 - Only one process may enter the critical section at the same time:
 A[] not (P0.cs and P1.cs)
- Freedom from deadlock:
 - The two processes shall not stop executing: A[] not deadlock
- It is possible to enter the critical section:
 - P0 is able to enter the critical section: E<>(P0.cs)
 - P1 is able to enter the critical section: E<>(P1.cs)
- There is no starvation:
 - P0 will eventually enter the critical section on all paths: A<>(P0.cs)
 - P0 will eventually enter the critical section on all paths: A<>(P1.cs)

Verifying the properties in UPPAAL

- There is no deadlock
- It is possible to enter the critical section
 - Each process is able to enter the critical section
- Starvation cannot be checked without modelling timedependent behaviour
 - Trivial counter-examples include "stopping" in any state (that is not urgent and does not have a state invariant)
- The mutual exclusion property is not satisfied!
 - The model checker produces a diagnostic trace (counter-example): There is a specific interleaved behaviour in which both processes are in the crirical section at the same time
 - The counter-example can be investigated in the simulator

Correction of the algorithm

Hyman:

```
while (true) {
    blocked0 = true;
    while (turn!=0) {
        while (blocked1==true) {
            skip;
        }
        turn=0;
    }
    // Critical section
    blocked0 = false;
    // Do other things
}
```

New algorithm by Peterson

 For process P0 (for P1 it is similar):

Peterson:

}

// Critical section
blocked0 = false;
// Do other things

Summary: Model checking in the lifecycle



Summary: Properties of model checking

- Advantages:
 - It offers a complete exploration of the state space of the model
 - It is possible to check huge state spaces (in specific cases)
 - 10²⁰, or even 10¹⁰⁰ states can be checked automatically
 - There are fully automated tools, there is no need to perform manual adjustment, mathematical operations, or heuristics
 - Diagnostic trace is generated, which supports debugging and correction
- Problems:
 - Scalability is limited (state space must fit to memory)
 - Effective for control-oriented models
 - Complex data structures result in huge state space
 - It is not easy to generalize the results
 - If a protocol is correct for 2 processes, is it correct for N processes as well?
 - The formalization of properties is difficult
 - There are different "temporal logic languages"

Source code synthesis on the basis of a formal model

Application domain and the applied formalism

Embedded controllers:

- Event-driven, state based behaviour
- Simple actions
- Distributed systems
- Communication
- Real-time behaviour

Timed automata:

- Finite state machine model (states, transitions)
- Actions on variables
- Network of automata
- Synchronous communication
- Clock variables in guards





The concept of source code synthesis



The concept of source code synthesis



The concept of source code synthesis



Automated application code synthesis

Source code fragments

- Template based
- Java Emitter Templates
- Configurable

Platform-level services

- Abstract service definitions
- Implemented for each platform
- Semantics-related services
 - Communication
 - Clock variables (timers)
- Extensions
 - Logging
 - Assertions

Mapping the model semantics to source code





Model representation

 Concrete model representation: Eclipse Modelling Framework metamodel and model



Implementation of the code synthesis

- Template based source code synthesis: Java Emitter Templates (JET)
 - Java statements: Traversing the model
 - Source code patterns: C

...

<% Executing Java statement %>

```
<%for (Location loc : template.getLocations()) { %>
void enterToLocation<%= loc.getID() %> ( ) {
stateReg = <%= loc.getID() %>;
waitFunc = &waitInLocation<%= loc.getID() %>;
exitFunc = &exitFromLocation<%= loc.getID() %>;
<%if (settings.getLoggingMode() == SettingsHandler.LoggingModes.OFFLINE) { %>
offlineLogFunction(<%=loc.getID()%>, locationLog);
```

Source code generation in the Eclipse environment

New	
Select a wizard	
Wizards:	
type filter text	
 Class Interface Java Project Java Project from Existing Ant Buildfile Plug-in Project General CVS CVS Eclipse Modeling Framework Java Java Java Plug-in Development UPPAAL Conversion 	Select destination Please select your code generation's destination directory and the generation details! Destination: //Bitszinkronizálás MitMót Generation details Insert range assertions: No </td Insert invariant assertions: No </td Status logging mode: Online </td
User Assistance	Cancel Finish K

Run-time monitoring and verification

- Verification after the development phase
- Formally specified system properties allow automated construction of monitors



Control flow checking

• Motivation: The majority of transient faults cause control flow errors

Monitor synthesis	Application instrumentation
 Checking the run-time sequence of states and transitions Local monitor stores timed automaton model as a reference Monitor source code generated automatically from timed automaton model 	 Each state and transition is instrumented to send information to the monitor State ID (signature) Transition ID Extensions: Checking timed invariants Detecting deadlock with heartbeat messages

Instrumentation for control flow monitoring



Hierarchical monitoring of temporal properties



Time overhead of monitoring

Time overhead on mbed platform



Less than 12% overhead

Larger overhead on fast control functions

Code size overhead of monitoring

Code size overhead on mbed platform



Less than 5% code overhead

Summary of model based design and verification

- Formal modeling:
 - Timed automata models
- Formalization of properties:
 - Temporal logic
- Formal verification:
 - Model checking
- Source code synthesis:
 - Template based code generation from timed automata
- Monitor code synthesis:
 - Runtime verification of the control flow