Fault Tolerant Systems Research Group
Department of Measurement and Information Systems
Primary Links
Home
Events
Education
Critical Embedded Systems
System Modelling
Software and Systems Verification
Formal Methods
Software Verification and Validation
Research
Research Directions
Application Areas
Projects
Tools
Publications
Authors
Keywords
About Us
Members
Location
Partners and Sponsors
Search this site:
temporal logic
Bounded saturation-based CTL model checking
bounded model checking
Computation Tree Logic
Multiple-valued Decision Diagram
saturation
temporal logic
Vörös, A.
,
Darvas, D.
, and
Bartha, T.
,
"
Bounded saturation-based CTL model checking
",
Proceedings of the Estonian Academy of Sciences
, vol. 62, issue 1, pp. 12, 03/2013.
PDF:
Full text
BibTex
Languages
BME EduID Sign on
Login
User login
Username:
*
Password:
*
Leírások
Submitting homework and lab assignments
IT Services
Egyéb leírások
Navigation
Conference materials
