Publications

Export 138 results:
Sort by: Author Title Type [ Year  (Asc)]
Filters: First Letter Of Last Name is P  [Clear All Filters]
1993
Pataricza, A., Majzik, I., Hohl, W., and Hönig, J., "Watchdog Processors in Parallel Systems", MICROPROCESSING AND MICROPROGRAMMING, vol. 39, issue 2-5, pp. 69 - 74, 1993. Abstract
1994
Majzik, I., Pataricza, A., Dal Cin, M., Hohl, W., Hönig, J., and Sieh, V., "Hierarchical Checking of Multiprocessors Using Watchdog Processors", Dependable Computing - EDCC-1, Berlin ; Heidelberg, Springer-Verlag, pp. 386 - 403, 1994.
Majzik, I., Pataricza, A., Hohl, W., Hönig, J., and Sieh, V., "A High-Speed Watchdog Processor for Multitasking Systems", Proc. Eighth Symposium on Microcomputer and Microprocessor Applications (uP'94): HTE, pp. 65 - 74, 1994.
Majzik, I., and Pataricza, A., "Többprocesszoros rendszerek ellenőrzése watchdog processzorok felhasználásával", XIV. Tudományos Ülésszak, Kandó Kálmán Műszaki Főiskola, pp. - , 1994.
1995
Majzik, I., and Pataricza, A., "Control Flow Checking in Multitasking Systems", PERIODICA POLYTECHNICA-ELECTRICAL ENGINEERING, vol. 39, issue 1, pp. 27 - 36, 1995.
1996
Majzik, I., Hohl, W., Pataricza, A., and Sieh, V., "Multiprocessor Checking Using Watchdog Processors", COMPUTER SYSTEMS SCIENCE AND ENGINEERING, vol. 11, issue 5, pp. 301 - 310, 1996. Abstract
1998
Csertán, G., Majzik, I., Pataricza, A., Allmaier, S., and Hohl, W., "Hardware Accelerators for Petri-net Analysis", Proc. Austrian-Hungarian Workshop on Distributed and Parallel Systems (DAPSYS'98): University of Vienna, Department of Applied Computer Science, pp. 99 - 104, 1998.
Csertán, G., Majzik, I., Pataricza, A., and Allmaier, S., "Reachability Analysis of Petri-nets by FPGA Based Accelerators", Proc. Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS'98), pp. 307 - 312, 1998.
1999
Majzik, I., Jávorszky, J., Pataricza, A., and Selényi, E., "Concurrent Error Detection of Program Execution Based on Statechart Specification", Proc. 10th European Workshop on Dependable Computing (EWDC-10): Österreichische Computer Gesellschaft, pp. 181 - 185, 1999.
Polgár, B., "Designing The Reconfiguration Strategies of Fault Tolerant Servers", Fast Abstracts, Third European Dependable Computing Conference, pp. 27 - 28, 1999.
Dal Cin, M., Huszerl, G., and Kosmidis, K., "Transformation of Guarded Statecharts for Quantitative Evaluation of Dependable Embedded Systems", Proc. 10th European Workshop on Dependable Computing (EWDC-10): Österreichische Computer Gesellschaft, pp. 143 - 187, 1999.
2000
Gáspár, P., Szászi, I., Bartha, T., Varga, I., Bokor, J., Palkovics, L., and Gianone, L., "Visual lane and obstruction detection system for commercial vehicles", 4th IFAC symposium on fault detection supervision and safety for technical processes. SAFEPROCESS 2000. Preprints, Budapest, vol. 2: IFAC, pp. 908–913, 06.14–06.16., 2000.
Pap, Z., Majzik, I., Pataricza, A., and Szegi, A., "Completeness and Consistency Analysis of UML Statechart Specifications", 11th European Workshop on Dependable Computing (EWDC-11), Budapest, pp. 6 - , 2000.
Polgár, B., "System Level Diagnostics and Percolation Theory", Proceedings of the 7th PhD Mini-Symposium of the Department of Measurement and Information Systems, pp. 48 - 49, 2000.
Varró, D., Varró, G., and Pataricza, A., "Visual Graph Transformation in System Verification", DDECS 2000 International IEEE Workshop on the Design and Diagnostics of Electronic Circuits and Systems, Bratislava, Slovakia, pp. 137–141, April 5–7, 2000. Abstract
Varró, D., Varró, G., and Pataricza, A., "Designing the Automatic Transformation of Visual Languages", GRATRA 2000 Joint {APPLIGRAPH} and {GETGRATS} Workshop on Graph Transformation Systems, Berlin, Germany, pp. 14–21, March 25–27, 2000. Abstract
Varró, D., and Pataricza, A., Mathematical Model Transformation for System Verification, : Budapest University of Technology and Economics, Dept. of Measurement and Information Systems, June, 2000. Abstract
Varró, D., Domokos, P., and Pataricza, A., UML Specification of Model Transformation Systems, : Budapest University of Technology and Economics, Department of Measurement and Information Systems, October, 2000. Abstract
Varró, D., Varró, G., and Pataricza, A., Towards an XMI–Based Model Interchange Format for Graph Transformation Systems, : Budapest University of Technology and Economics, Department of Measurement and Information Systems, September, 2000. Abstract
2001
Bondavalli, A., Dal Cin, M., Latella, D., Majzik, I., Pataricza, A., and Savoia, G., "Dependability Analysis in The Early Phases of Uml-based System Design", COMPUTER SYSTEMS SCIENCE AND ENGINEERING, vol. 16, issue 5, pp. 265 - 275, 2001. Abstract
Pap, Z., Majzik, I., and Pataricza, A., "Checking General Safety Criteria on UML Statecharts", Computer Safety, Reliability and Security, Berlin ; Heidelberg, Springer-Verlag, pp. 46 - 55, 2001.
Pap, Z., Majzik, I., Pataricza, A., and Szegi, A., "Completeness and Consistency Analysis of UML Statechart Specifications", Proc. IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS 2001): SZIF-Universitas, pp. 83 - 90, 2001.
Polgár, B., Nováki, S., Pataricza, A., and Friedler, F., "A Process Graph Based Formulation of The Syndrome-decoding Problem", Proc. IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS 2001): SZIF-Universitas, pp. 267 - 272, 2001.
Polgár, B., "Process-graph Based Formulation of The Syndrome-decoding Problem", Proc. of Mini-symposium 2001, pp. 46 - 47, 2001.
Varró, D., Gyapay, S., and Pataricza, A., "Automatic Transformation of UML Models for System Verification", WTUML'01: Workshop on Transformations in UML, Genova, Italy, pp. 123–127, April 7th, 2001. Abstract