Export 442 results:
Rendezés: Szerző Cím Típus [ Év  (Desc)]
Bartha, T., and Maestrini, P., "Backward error recovery in the APEmille parallel computer", Proc. of the 3rd European Dependable Computing Conf., Prague, Czech Republic, Lecture Notes in Computer Science. Springer Berlin, 1999.
Majzik, I., and Bondavalli, A., "Automatic Dependability Modeling of Systems Described in UML", Proc. 9th International Symposium on Software Reliability Engineering (ISSRE'98), pp. 29 - 30, 1998.
Csertán, G., Majzik, I., Pataricza, A., Allmaier, S., and Hohl, W., "Hardware Accelerators for Petri-net Analysis", Proc. Austrian-Hungarian Workshop on Distributed and Parallel Systems (DAPSYS'98): University of Vienna, Department of Applied Computer Science, pp. 99 - 104, 1998.
Csertán, G., Majzik, I., Pataricza, A., and Allmaier, S., "Reachability Analysis of Petri-nets by FPGA Based Accelerators", Proc. Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS'98), pp. 307 - 312, 1998.
Bartha, T., and Selényi, E., "Probabilistic System-Level Fault Diagnostic Algorithms for Multiprocessors", Parallel Computing, vol. 22, pp. 1807 - 1821, 1997. Abstract
UT: A1997WM04500008L3: citeulike-article-id:3911659KW: system-level diagnosis ISSN 0167-8191 Special issue: distributed and parallel systems: environments and tools
Majzik, I., Hohl, W., Pataricza, A., and Sieh, V., "Multiprocessor Checking Using Watchdog Processors", COMPUTER SYSTEMS SCIENCE AND ENGINEERING, vol. 11, issue 5, pp. 301 - 310, 1996. Abstract
Majzik, I., "Software Diagnosis Using Compressed Signature Sequences", PERIODICA POLYTECHNICA-ELECTRICAL ENGINEERING, vol. 40, issue 2, pp. 87 - 103, 1996.
Antal, B., Bondavalli, A., Csertán, G., Majzik, I., and Simoncini, L., "Reachability and Timing Analysis in Data Flow Networks: A Case Study", Proceedings of the 22nd EUROMICRO Conference: IEEE Computer Society Press, pp. 193 - 200, 1996.
Majzik, I., "Software Monitoring and Debugging Using Compressed Signature Sequences", Proceedings of the 22nd EUROMICRO Conference: IEEE Computer Society Press, pp. 311 - 318, 1996.
Majzik, I., and Pataricza, A., "Control Flow Checking in Multitasking Systems", PERIODICA POLYTECHNICA-ELECTRICAL ENGINEERING, vol. 39, issue 1, pp. 27 - 36, 1995.
Majzik, I., Pataricza, A., Dal Cin, M., Hohl, W., Hönig, J., and Sieh, V., "Hierarchical Checking of Multiprocessors Using Watchdog Processors", Dependable Computing - EDCC-1, Berlin ; Heidelberg, Springer-Verlag, pp. 386 - 403, 1994.
Majzik, I., Pataricza, A., Hohl, W., Hönig, J., and Sieh, V., "A High-Speed Watchdog Processor for Multitasking Systems", Proc. Eighth Symposium on Microcomputer and Microprocessor Applications (uP'94): HTE, pp. 65 - 74, 1994.
Majzik, I., and Pataricza, A., "Többprocesszoros rendszerek ellenőrzése watchdog processzorok felhasználásával", XIV. Tudományos Ülésszak, Kandó Kálmán Műszaki Főiskola, pp. - , 1994.
Pataricza, A., Majzik, I., Hohl, W., and Hönig, J., "Watchdog Processors in Parallel Systems", MICROPROCESSING AND MICROPROGRAMMING, vol. 39, issue 2-5, pp. 69 - 74, 1993. Abstract